LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Mau Liste<liste@s...>
    Date: Tue Mar 27 11:12:34 CEST 2007
    Subject: [pci] PCI Target
    Top
    Thanks all for the suggestions ... I think I will continue to try with
    the full bridge.
    I will come back for news or other questions.
    Thanks again.
    Mau.

    Mark McDougall wrote:
    > Mau Liste wrote:
    >
    >> For this application, I can probably accept these limitations. But
    >> aside from limitations ... does it work? It doesn't look much
    >> maintained/documented, so I want to check if I am alone on that road,
    >> or if there are others to share comments/bug fixes with.
    >
    > No idea - we couldn't live with the limitations...
    >
    >>>> On the other side, is it possible to tear down the full PCI
    >>>> Bridge with only the functionality I need (some ifdefs, maybe)?
    >>> The optimiser does a reasonable job without having to tear anything
    >>> out.
    >> I've see that, but what remains after tying unused input to gnd, does
    >> not look much working (just tried few simulations). But I will
    >> continue to check ...
    >
    > I'd try it leaving everything connected and tie wishbone bus to
    > gnd/unknown first to check that it all still works. Then you can
    > incrementally tie unused inputs and disconnect unused outputs and check
    > each step of the way...
    >
    > Regards,
    >

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.