LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Andreas Ehliar<ehliar@i...>
    Date: Mon Mar 26 15:25:49 CEST 2007
    Subject: [pci] PCI Target
    Top
    On Mon, Mar 26, 2007 at 03:08:20PM +0200, Mau Liste wrote:
    > On the other side, is it possible to tear down the full PCI Bridge with
    > only the functionality I need (some ifdefs, maybe)?

    A simple test would be to just input all zeros on the wishbone master
    side and see how much of the design that is optimized away by the
    synthesizer...

    /Andreas

    ReferenceAuthor
    [pci] PCI TargetMau Liste

    Follow upAuthor
    [pci] PCI TargetMau Liste

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.