LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Mau Liste<liste@s...>
    Date: Mon Mar 26 15:08:20 CEST 2007
    Subject: [pci] PCI Target
    Top
    Hi all,

    I need a PCI target only core, for a new board that includes also other
    peripherals (registers, counters and manchester encoder/decoder) inside
    the same fpga.
    On opencores there are two solutions:
    PCI Bridge
    PCI Target
    I prefer to use the PCI Target, because it looks more similar to what I
    need, and because it is written in VHDL which I am more confident with.
    My concern is that the PCI Target is marked as Beta.
    The PCI Bridge is for sure more complete, documented and it is marked as
    Complete & tested, but also has much more that what I need (PCI master
    and WB Slave).

    What are the problems in using the PCI Target? Are there any known
    problems, or unimplemented features? Anyone is actually using it?

    On the other side, is it possible to tear down the full PCI Bridge with
    only the functionality I need (some ifdefs, maybe)?

    Any other suggestions?

    Thanks all.
    Mau.

    Follow upAuthor
    [pci] PCI TargetAndreas Ehliar

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.