LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: npd at aps.anl.gov<npd@a...>
    Date: Fri Aug 5 19:37:18 CEST 2005
    Subject: [pci] Question about BARs
    Top
    Hi,

    I finally got the PCI core to work in my Altera application. Mainly
    problems with Altera and my lack of PCI knowledge.

    I have a question on how one determines on the Wishbone side which BAR
    that the PCI side is trying to access? Since the BARs are configured
    by the BIOS on power-up, the Wishbone side would not know which PCI
    BAR is linked to the predefined memory/io space on the Wishbone side.
    So how is this done? Would this be a good example of using the
    Translation Address Reg?

    Nick

    Follow upAuthor
    [pci] Question about BARsMark McDougall

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.