LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Michael Hordijk<hoffbrinkle@h...>
    Date: Tue Jul 26 03:57:13 CEST 2005
    Subject: [pci] Re: Place Error
    Top
    > Any help with the next error?
    >
    > ERROR:Place:207 - Due to SelectIO banking constraints, the IOBs in
    > your design cannot be automatically placed.

    Have you looked at the rest of map report? Have you noticed that not
    all pins the same bank have the same voltages?

    - hoffer

    ReferenceAuthor
    [pci] Place ErrorJtrabal

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.