LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Jeremy Fillingim<jfilling@g...>
    Date: Tue Jun 7 18:36:26 CEST 2005
    Subject: [pci] Base Address Register
    Top
    Your BARs should be set by the host (if you are using the guest
    configuration) during PCI enumeration.

    On 6/7/05, npd@a... <npd@a...> wrote:
    > Hi,
    > I need help in understanding how the BAR is set for the PCI images in
    > a Guest configuration. Currently I'm able to view the PCI Configuation
    > registers, which shows all six BARs set to zero. Who is suppose to set
    > the BARs on my device? Is it the Host-Bridge? Am I suppose to set the
    > BARs from the wishbone side?
    >
    > In my pci_user_constants.v file, I only see the base address being set
    > on the wishbone side. Why is there no means to set the base address on
    > the PCI side?
    >
    > Since I'm using this PCI IP core to simply control registers on the
    > Wishbone side from the PCI side, I have no processor on the Wishbone
    > side to configure any registers. Is the Wishbone side expected to
    > configure the base address on the PCI images?
    >
    > Thanks in advance,
    > Nick
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/pci
    >

    ReferenceAuthor
    [pci] Base Address RegisterNpd

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.