LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Laurent<lbroto@f...>
    Date: Thu Sep 16 18:11:56 CEST 2004
    Subject: [pci] SERR due to timing in Altera Cyclone
    Top
    Dave Warren a écrit :

    >
    >Any feedback would be a help, has anyone used the core in Cyclone?
    >
    >
    >
    >
    Yes, we're using a EP1C12 with the PCI core. We've not yet encountered a
    problem. We've implements the core with master and slave unit in order
    to realize DMA transfer.

    -- Laurent

    Follow upAuthor
    [pci] SERR due to timing in Altera CycloneDave Warren

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.