LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: brice_tsakam@y...<brice_tsakam@y...>
    Date: Fri May 21 15:55:18 CEST 2004
    Subject: [pci] pci core synthesis
    Top
    Hello,
    After synthesing the oc pci core (configuration identical to the crt
    application) with webpack 6.2 (XST), I generated the post-synthesis
    simulation model (using ngd2vhdl). But the resulting simulation model
    did not answer properly to my testbench: the core does not even
    accepts pci configuration accesses.
    Is there a known problem with this version of the webpack ? How should
    I proceed for a successfull synthesis ?

    Thanks,
    Brice

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.