LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: David Hammond<david.hammond@c...>
    Date: Mon Apr 5 17:32:28 CEST 2004
    Subject: [pci] A problem about pci signals
    Top
    liqiyue,
    You should be able to create a PCI target,
    Without using:

    GNT#, REQ#, only used by initiator to request bus

    LOCK#, used by initiator to form atomic operation

    PERR#, SERR# used to report errors, if you have an error
    You will have to live with it.

    But you will have to implement

    STOP# this is how the target requests the master
    To stop the current transaction.

    PAR The target must drive PAR for read data phases.
    Parity is even across AD and C/BE lines, and
    held valid for one clock after the last data
    Transfer phase.


    David

    Good Luck

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.