LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Miha Dolenc<mihad@o...>
    Date: Thu Feb 19 18:25:46 CET 2004
    Subject: [pci] Syntax error in tested files.
    Top
    Hi!

    The latest changes also included new reset value definitions for some
    registers.
    I guess you are using old pci_user_constants.v with the new rtl files.
    Take the new pci_user_constants.v (in rtl/verilog dir) and edit them for
    your needs.

    Regards,
    Miha Dolenc

    ----- Original Message -----
    From: "Richard Sliwinski" <rvs@i...>
    To: "Discussion list about free,open source PCI IP core" <pci@o...>
    Sent: Thursday, February 19, 2004 6:05 PM
    Subject: [pci] Syntax error in tested files.


    Hi,
    Check Syntax (WebPack 5.2) for pci-core files reports following error
    message:
    ERROR:HDLCompilers:26 - pci_conf_space.v line 459 Macro reference `WB_AM1 is
    not defined
    Files are synthesized and tested in working design with wbpack 5.2!
    What could be the problem?
    Thank you for any info you can give me!

    Richard




    ----------------------------------------------------------------------------
    ----


    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/pci

    ReferenceAuthor
    [pci] Syntax error in tested files.Richard Sliwinski

    Follow upAuthor
    [pci] Syntax error in tested files.Richard Sliwinski

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.