LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: gironnimo@w...
    Date: Mon, 22 Sep 2003 12:02:51 +0200
    Subject: [pci] Compile PCI-Bridge with Max+Plus Software
    Top

    I hope somebody can help me:
    
    Wehn I compile the PCI-Bridge, Compile always give same Error Message:
    
    Error: Line 141: File constans.v: Verilog HDL sysntax error: Syntax error 
    at token ìfdef
    
    and same Error in Line 161
    
    following both Lines:
    
    
    `define	W_TA5_ADDR				6'h34   //
    	Address offset = h 1d0
    
    // all flip-flops in the design have this inter-assignment delay
    `define FF_DELAY 1
    
    
    I can`t understand this masage, kann anyone help me?
    
    
    
    

    Follow upAuthor
    Re: [pci] Compile PCI-Bridge with Max+Plus SoftwareDave Warren
    Re: [pci] Compile PCI-Bridge with Max+Plus SoftwareUwe Bonnes

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.