LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Radwin Zagala" <rzagala@s...>
    Date: Mon, 30 Jun 2003 14:21:36 +0800
    Subject: [pci] PCI bridge as Guest
    Top

    Good day guys!
    
    I'd like to ask and clarify some things about the pci bridge core. My
    question has something to do with the wishbone interface which I'm not
    familiar with, so any help is greatly appreciated.
    
    If I wanted to implement the core as a guest with the connection of a
    wishbone compliant device, which parts of the pci bridge core are used?
    Is the wishbone slave module as well as its FIFOs still in use? Since
    data is requested from the pci interface to the device side, I was
    thinking that data transfers are passing through the pci target module
    then to the wishbone master module, then eventually to the wishbone
    compliant device. In this case, what is the role of the wishbone slave
    module that is connected to pci master module? I might be
    misunderstanding the operation of the core so please correct me if I'm
    wrong.
    
    Thank you very much for any help!
    
    Regards,
    Radwin Zagala
    
    
    
    

    ReferenceAuthor
    [pci] Host Implement Reset??

    Follow upAuthor
    [pci] MS windows PCI generic driverJiangtao Meng

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.