LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Miha Dolenc" <mihad@o...>
    Date: Fri, 9 Aug 2002 09:50:07 +0200
    Subject: Re: [pci] simple synplicity question
    Top

    You should add a target library to your project. You will find Verilog files
    in "Synplicity install dir"/lib/xilinx/
    You must add a *.v file that corresponds to your target
    technology(virtex2.v, virtexe.v, virtex.v etc..)
    
    Regards,
    Miha Dolenc
    
    ----- Original Message -----
    From: <billms@b...>
    To: <pci@o...>
    Sent: Friday, August 09, 2002 4:03 AM
    Subject: [pci] simple synplicity question
    
    
    > Hi - I'm fairly sure there is a simple answer to this question, but
    working
    > through the synplicity docs hasn't resulted in one being found yet.
    >
    > I'm trying to compile the pci core with synplicity and get an error about
    > RAMB4_S16_16 being an undefined module.  I know what this is in the
    > chip, and know its just an instantiation of a Xilinx library component.
    > But how do I get synplicity to like it?
    >
    > Thanks,
    >
    > Bill
    > 
    >
    
    
    
    
    

    ReferenceAuthor
    [pci] simple synplicity questionBillms

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.