LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Miha Dolenc" <mihad@o...>
    Date: Fri, 26 Jul 2002 09:20:02 +0200
    Subject: Re: [pci] about simulation
    Top

    Point to Point means that every configuration cycle the device detects is
    meant for it, so it has to be accepted. Therefore I suppose, you do not need
    an IDSEL pin. You should hardwire IDSEL pin of your "CardBus" target to
    constant 1.
    
    Regards,
    Miha Dolenc
    
    ----- Original Message -----
    From: <random_user@1...>
    To: <pci@o...>
    Sent: Thursday, July 25, 2002 7:59 AM
    Subject: [pci] about simulation
    
    
    > Hi all,
    >      I am now working at the testbench and I have met with some
    > problems.
    >      1.Why there are two pci_behaviorial_device modules in the
    > testbench? Isn't one enough?
    >      2.I am trying to modify the testbench to be used in a CardBus
    > project.But in the CardBus spec.there is no idsel pin,so when I use this
    > testbench,an error occured:more than one device drive devsel
    > simultaneously! When I read the CardBus spec.,I noticed that the
    > Cardbus is a point to point bus,while PCI is a shared bus.What on earth
    > does this mean and HOW would this influence the configuration access?
    >
    > Thanks!
    >
    > regards,
    > wangc
    > 
    >
    
    
    
    
    

    ReferenceAuthor
    [pci] about simulationRandom_user

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.