LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Miha Dolenc" <mihad@o...>
    Date: Tue, 4 Jun 2002 01:32:01 -0700
    Subject: Re: [pci] RE: Implementation
    Top

    Hi!
    
    Try using
    
    define_global_attribute          syn_netlist_hierarchy {0}
    
    in Synplify constraint file.
    We got rid of many messages of this kind using that attribute.
    
    Regards,
    Miha Dolenc
    
    ----- Original Message -----
    From: "Gvozden Marinkovic" <gvozden@s...>
    To: <pci@o...>
    Sent: Tuesday, June 04, 2002 12:58 AM
    Subject: [pci] RE: Implementation
    
    
    >
    > I am using Synplify for synthesis. When I try to implement design I am
    > getting warnings like this:
    >
    > WARNING:NgdBuild:452 - logical net
    > 'bridge/pci_resets_and_interrupts/GND' has no driver
    > WARNING:NgdBuild:454 - logical net
    > 'bridge/pci_resets_and_interrupts/GND' has no load
    >
    > Does anyone know why GND and VCC signals are not connected?
    >
    > Gvozden
    >
    > 
    >
    >
    
    
    
    
    

    ReferenceAuthor
    [pci] RE: ImplementationGvozden Marinkovic

    Follow upAuthor
    RE: [pci] RE: ImplementationGvozden Marinkovic

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.