LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Madhusudhan Rao <madhu_sudhana_rao@y...>
    Date: Wed, 27 Mar 2002 02:11:52 -0800 (PST)
    Subject: [pci] why read is slower than write ?
    Top

    Hi,
       When i am implementing pci memory read transactions
    i was in a need of keeping 2 wait cycles for proper
    read operation but for write with 1 clock cycle i am
    able to memory write. what may be the reason can any
    body give suggestions. All kinds of inputs are
    welcome.
    
    Thanks in advance
    Madhu
    
    
    =====
    MadhusudhanaRao.M
    
    
    
    

    ReferenceAuthor
    Re: [pci] a simple PCI target moduleSumnow

    Follow upAuthor
    Re: [pci] why read is slower than write ?Miha Dolenc

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.