LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "rama mohan" <ramu_pci@h...>
    Date: Wed, 06 Feb 2002 13:26:48 -0800
    Subject: [pci] burst data phase.
    Top

    
    
    pci gurus,
           I have devoleped pci 32 bit 33 mhz core with single data phase 
    transaction facility only. I would like to add the burst data phases 
    feature. I am devoleping that. But i strucked at one point.
    How master come to know that for how many clock cycles to maintain frame. 
    Any body can give me suggestions.
    All kinds of suggestions are appreciated.
    
    thanks in advance
    
    ramu
    
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.