LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Pci > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: "Veeresh" <veeresha_bs@i...>
    Date: Fri, 4 Jan 2002 19:15:59 +0530
    Subject: Re: [pci] info about pci core
    Top

    
    
    HI Mr.Doddy,
    The pci core is very well in compliant with the Wishbone.The wishbone can be
    interfaced to any type of procesor.I dont understand y u got such doubt??
    
    Thanks and Regards
    -
    
    > Hello sir
    > the pci core u have provided in opencores is
    > compilant with WBC (soc bus). can i interface the  WB bus signals to
    > my local processor signals directly or any interface is required for this
    >
    > awaiting your reply
    > with regards
    > dsreddy
    > 
    
    
    
    

    ReferenceAuthor
    [pci] info about pci coreDsredy3

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.