LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Sat Jul 26 21:15:29 CEST 2008
    Subject: [cvs-checkins] MODIFIED: wb_lpc ...
    Top
    Date: 00/08/07 26:21:15

    Modified: wb_lpc/examples/lpc_7seg lpc_7seg.bit lpc_7seg.ise
    top_lpc_7seg.v
    Log:
    Fix bugs:

    25-Jul-2008 LPC firmware writes must not insert wait-states.

    22-Jul-2008 LPC DMA does not report READY+MORE for multi-byte transfers



    Add feature:

    23-Jul-2008 propagate Wishbone errors across LPC interface



    Improve Testbench:

    Ability to test multiple wait-states on LPC Peripheral Wishbone Master interface.

    Check wbs_err_o from LPC Host.



    Rebuild examples with the fixes above.




    Revision Changes Path
    1.3 wb_lpc/examples/lpc_7seg/lpc_7seg.bit

    http://www.opencores.org/cvsweb.shtml/wb_lpc/examples/lpc_7seg/lpc_7seg.bit?rev=1.3&content-type=text/x-cvsweb-markup

    <<Binary file>>


    1.4 wb_lpc/examples/lpc_7seg/lpc_7seg.ise

    http://www.opencores.org/cvsweb.shtml/wb_lpc/examples/lpc_7seg/lpc_7seg.ise?rev=1.4&content-type=text/x-cvsweb-markup

    <<Binary file>>


    1.2 wb_lpc/examples/lpc_7seg/top_lpc_7seg.v

    http://www.opencores.org/cvsweb.shtml/wb_lpc/examples/lpc_7seg/top_lpc_7seg.v.diff?r1=1.1&r2=1.2

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: top_lpc_7seg.v
    ===================================================================
    RCS file: /cvsroot/hharte/wb_lpc/examples/lpc_7seg/top_lpc_7seg.v,v
    retrieving revision 1.1
    retrieving revision 1.2
    diff -u -b -r1.1 -r1.2
    --- top_lpc_7seg.v 5 Mar 2008 05:58:39 -0000 1.1
    +++ top_lpc_7seg.v 26 Jul 2008 19:15:29 -0000 1.2
    @@ -1,6 +1,6 @@
    //////////////////////////////////////////////////////////////////////
    //// ////
    -//// $Id: top_lpc_7seg.v,v 1.1 2008/03/05 05:58:39 hharte Exp $ ////
    +//// $Id: top_lpc_7seg.v,v 1.2 2008/07/26 19:15:29 hharte Exp $ ////
    //// top_lpc_7seg.v - LPC Peripheral to 7-Segment Display for ////
    //// Enterpoint Raggedstone1 card. ////
    //// ////
    @@ -93,6 +93,7 @@
    .wbm_stb_o(wb_stb_o),
    .wbm_cyc_o(wb_cyc_o),
    .wbm_ack_i(wb_ack_i),
    + .wbm_err_i(wb_err_i),
    .dma_chan_o(dma_chan_i),
    .dma_tc_o(dma_tc_i),
    .lframe_i(~LFRAME),



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.