LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Sat Jul 26 09:29:33 CEST 2008
    Subject: [cvs-checkins] MODIFIED: ethernet_tri_mode ...
    Top
    Date: 00/08/07 26:09:29

    Added: ethernet_tri_mode/sim/rtl_sim/modsim_sim/data
    1000Mbps_duplex.vec 100Mbps_duplex.vec
    10Mbps_duplex.vec 46-100.ini 46-46.ini 46-50.ini
    46-80.ini 47-47.ini 48-48.ini CPU.vec batch.dat
    config.ini flow_ctrl.vec source_mac_replace.vec
    target_mac_check.vec
    Log:
    no message


    Revision Changes Path
    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/1000Mbps_duplex.vec

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/1000Mbps_duplex.vec?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 1000Mbps_duplex.vec
    ===================================================================
    01200004



    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/100Mbps_duplex.vec

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/100Mbps_duplex.vec?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 100Mbps_duplex.vec
    ===================================================================
    01200002



    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/10Mbps_duplex.vec

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/10Mbps_duplex.vec?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 10Mbps_duplex.vec
    ===================================================================
    01200001



    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/46-100.ini

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/46-100.ini?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 46-100.ini
    ===================================================================
    48,500,1,1



    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/46-46.ini

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/46-46.ini?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 46-46.ini
    ===================================================================
    46,47,1,0



    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/46-50.ini

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/46-50.ini?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 46-50.ini
    ===================================================================
    46,50,1,0



    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/46-80.ini

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/46-80.ini?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 46-80.ini
    ===================================================================
    46,80,1,0



    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/47-47.ini

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/47-47.ini?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 47-47.ini
    ===================================================================
    47,48,1,0



    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/48-48.ini

    http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/48-48.ini?rev=1.1&content-type=text/x-cvsweb-markup

    Index: 48-48.ini
    ===================================================================
    48,49,1,0


    1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/CPU.vec http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/CPU.vec?rev=1.1&content-type=text/x-cvsweb-markup Index: CPU.vec =================================================================== 01200002 1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/batch.dat http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/batch.dat?rev=1.1&content-type=text/x-cvsweb-markup Index: batch.dat =================================================================== {1000Mbps mode 46-80 length packet testcase} 46-50.ini 1000Mbps_duplex.vec {100 Mbps mode 46-50 length packet testcase} 46-50.ini 100Mbps_duplex.vec {10 Mbps mode 46-50 length packet testcase} 46-50.ini 10Mbps_duplex.vec 1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/config.ini http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/config.ini?rev=1.1&content-type=text/x-cvsweb-markup Index: config.ini =================================================================== 46,50,1,0 1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/flow_ctrl.vec http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/flow_ctrl.vec?rev=1.1&content-type=text/x-cvsweb-markup Index: flow_ctrl.vec =================================================================== 04020001 0403000a 040b000a 040c0001 1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/source_mac_replace.vec http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/source_mac_replace.vec?rev=1.1&content-type=text/x-cvsweb-markup Index: source_mac_replace.vec =================================================================== 12070001 12080030 120a0001 180a0000 18080031 18090001 180a0001 180a0000 18080032 18090002 180a0001 180a0000 18080033 18090003 180a0001 180a0000 18080034 18090004 180a0001 180a0000 18080035 18090005 180a0001 180a0000 1.1 ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/target_mac_check.vec http://www.opencores.org/cvsweb.shtml/ethernet_tri_mode/sim/rtl_sim/modsim_sim/data/target_mac_check.vec?rev=1.1&content-type=text/x-cvsweb-markup Index: target_mac_check.vec =================================================================== 190e0001 190f0010 19100000 19110001 19110000 190f0011 19100001 19110001 19110000 190f0012 19100002 19110001 19110000 190f0013 19100003 19110001 19110000 190f0014 19100004 19110001 19110000 190f0016 19100005 19110001 19110000

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.