|
Message
From: cvs at opencores.org<cvs@o...>
Date: Tue Jul 22 17:12:17 CEST 2008
Subject: [cvs-checkins] MODIFIED: jop ...
Date: 00/08/07 22:17:12 Modified: jop/vhdl/memory sc_sram32.vhd
Log:
correct data out enable
Revision Changes Path
1.9 jop/vhdl/memory/sc_sram32.vhd
http://www.opencores.org/cvsweb.shtml/jop/vhdl/memory/sc_sram32.vhd.diff?r1=1.8&r2=1.9
(In the diff below, changes in quantity of whitespace are not shown.)
Index: sc_sram32.vhd
===================================================================
RCS file: /cvsroot/martin/jop/vhdl/memory/sc_sram32.vhd,v
retrieving revision 1.8
retrieving revision 1.9
diff -u -b -r1.8 -r1.9
--- sc_sram32.vhd 30 May 2008 13:07:31 -0000 1.8
+++ sc_sram32.vhd 22 Jul 2008 15:12:17 -0000 1.9
@@ -228,6 +228,8 @@
-- the WS state
when wr1 =>
+ ram_nwe <= '0';
+ dout_ena <= '1';
ram_ncs <= '0';
when wr2 =>
@@ -236,6 +238,7 @@
ram_ncs <= '0';
when wr3 =>
+ dout_ena <= '1';
ram_ncs <= '0';
end case;
|
 |
Browse
