LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Wed Apr 30 19:00:37 CEST 2008
    Subject: [cvs-checkins] MODIFIED: jop ...
    Top
    Date: 00/08/04 30:19:00

    Modified: jop/vhdl/core decode.vhd extension.vhd jop_types.vhd
    Log:
    Added support for non-blocking copying.




    Revision Changes Path
    1.11 jop/vhdl/core/decode.vhd

    http://www.opencores.org/cvsweb.shtml/jop/vhdl/core/decode.vhd.diff?r1=1.10&r2=1.11

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: decode.vhd
    ===================================================================
    RCS file: /cvsroot/jeuneS2/jop/vhdl/core/decode.vhd,v
    retrieving revision 1.10
    retrieving revision 1.11
    diff -u -b -r1.10 -r1.11
    --- decode.vhd 23 Feb 2008 23:18:43 -0000 1.10
    +++ decode.vhd 30 Apr 2008 17:00:37 -0000 1.11
    @@ -179,7 +179,9 @@
    rd <= '1';
    end if;
    wr <= '0';
    - if ir(7 downto 0)="00000111" or ir(7 downto 3)="00001" then -- st memio
    + if ir(7 downto 0)="00000110"
    + or ir(7 downto 0)="00000111"
    + or ir(7 downto 3)="00001" then -- st memio
    wr <= '1';
    end if;




    1.17 jop/vhdl/core/extension.vhd

    http://www.opencores.org/cvsweb.shtml/jop/vhdl/core/extension.vhd.diff?r1=1.16&r2=1.17

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: extension.vhd
    ===================================================================
    RCS file: /cvsroot/jeuneS2/jop/vhdl/core/extension.vhd,v
    retrieving revision 1.16
    retrieving revision 1.17
    diff -u -b -r1.16 -r1.17
    --- extension.vhd 23 Feb 2008 23:18:43 -0000 1.16
    +++ extension.vhd 30 Apr 2008 17:00:37 -0000 1.17
    @@ -188,6 +188,7 @@
    mem_in.iastore <= '0';
    mem_in.getfield <= '0';
    mem_in.putfield <= '0';
    + mem_in.copy <= '0';
    mul_wr <= '0';

    wr_dly <= wr;
    @@ -212,6 +213,8 @@
    mem_in.getfield <= '1'; -- start getfield
    elsif ext_addr=STPF then
    mem_in.putfield <= '1'; -- start getfield
    + elsif ext_addr=STCP then
    + mem_in.copy <= '1'; -- start copy
    elsif ext_addr=STMUL then
    mul_wr <= '1'; -- start multiplier
    -- elsif ext_addr=STBCR then



    1.13 jop/vhdl/core/jop_types.vhd

    http://www.opencores.org/cvsweb.shtml/jop/vhdl/core/jop_types.vhd.diff?r1=1.12&r2=1.13

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: jop_types.vhd
    ===================================================================
    RCS file: /cvsroot/jeuneS2/jop/vhdl/core/jop_types.vhd,v
    retrieving revision 1.12
    retrieving revision 1.13
    diff -u -b -r1.12 -r1.13
    --- jop_types.vhd 11 Mar 2008 12:38:05 -0000 1.12
    +++ jop_types.vhd 30 Apr 2008 17:00:37 -0000 1.13
    @@ -49,6 +49,7 @@
    -- 8+7 st start bytecode load (or cache)
    -- 7 ld read new pc base (for cache version)
    --
    + constant STMUL : std_logic_vector(EXTA_WIDTH-1 downto 0) := "0110";
    constant STMWA : std_logic_vector(EXTA_WIDTH-1 downto 0) := "0111";

    constant STMRA : std_logic_vector(EXTA_WIDTH-1 downto 0) := "1000";
    @@ -57,7 +58,7 @@
    constant STAST : std_logic_vector(EXTA_WIDTH-1 downto 0) := "1011";
    constant STGF : std_logic_vector(EXTA_WIDTH-1 downto 0) := "1100";
    constant STPF : std_logic_vector(EXTA_WIDTH-1 downto 0) := "1101";
    - constant STMUL : std_logic_vector(EXTA_WIDTH-1 downto 0) := "1110";
    + constant STCP : std_logic_vector(EXTA_WIDTH-1 downto 0) := "1110";
    constant STBCR : std_logic_vector(EXTA_WIDTH-1 downto 0) := "1111";

    constant LDMRD : std_logic_vector(EXTA_WIDTH-1 downto 0) := "0000"; @@ -73,6 +74,7 @@ iastore : std_logic; getfield : std_logic; putfield : std_logic; + copy : std_logic; end record; type mem_out_type is record

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.