LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Wed Apr 30 05:58:40 CEST 2008
    Subject: [cvs-checkins] NEW: -m
    Top
    Date: 00/08/04 30:05:58

    Log:
    no message



    Status:



    Vendor Tag: KeXu

    Release Tags: Start



    N nova/src/end_of_blk_decoding.v

    N nova/src/exp_golomb_decoding.v

    N nova/src/Intra_pred_top.v

    N nova/src/cavlc_decoder.v

    N nova/src/sum.v

    N nova/src/BitStream_parser_FSM_gating.v

    N nova/src/pc_decoding.v

    N nova/src/ext_frame_RAM1_wrapper.v

    N nova/src/Inter_mv_decoding.v

    N nova/src/Inter_pred_reg_ctrl.v

    N nova/src/rec_DF_RAM0_96x32.v

    N nova/src/heading_one_detector.v

    N nova/src/rec_DF_RAM1_wrapper.v

    N nova/src/DF_top.v

    N nova/src/Beha_BitStream_ram.v

    N nova/src/Inter_pred_pipeline.v

    N nova/src/ram_sync_1r_sync_1w.v

    N nova/src/rec_gclk_gen.v

    N nova/src/syntax_decoding.v

    N nova/src/nova_tb.v

    N nova/src/bs_decoding.v

    N nova/src/rec_DF_RAM_ctrl.v

    N nova/src/hybrid_pipeline_ctrl.v

    N nova/src/run_decoding.v

    N nova/src/NumCoeffTrailingOnes_decoding.v

    N nova/src/nova.v

    N nova/src/BitStream_buffer.v

    N nova/src/Inter_pred_sliding_window.v

    N nova/src/Intra4x4_PredMode_decoding.v

    N nova/src/DF_mem_ctrl.v

    N nova/src/DF_reg_ctrl.v

    N nova/src/Intra_pred_PE.v

    N nova/src/ram_async_1r_sync_1w.v

    N nova/src/dependent_variable_decoding.v

    N nova/src/Intra_pred_reg_ctrl.v

    N nova/src/BitStream_controller.v

    N nova/src/CodedBlockPattern_decoding.v

    N nova/src/rec_DF_RAM0_wrapper.v

    N nova/src/total_zeros_decoding.v

    N nova/src/nova_defines.v

    N nova/src/reconstruction.v

    N nova/src/QP_decoding.v

    N nova/src/IQIT.v
    N nova/src/Inter_pred_top.v N nova/src/DF_pipeline.v N nova/src/Intra_pred_pipeline.v N nova/src/Inter_pred_LPE.v N nova/src/ext_RAM_ctrl.v N nova/src/bitstream_gclk_gen.v N nova/src/cavlc_consumed_bits_decoding.v N nova/src/nC_decoding.v N nova/src/ext_frame_RAM0_wrapper.v N nova/src/rec_DF_RAM1_96x32.v N nova/src/timescale.v N nova/src/Inter_pred_CPE.v N nova/src/level_decoding.v N nova/doc/readme.txt N nova/MISC/readme.txt N nova/test/readme.txt No conflicts created by this import

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.