LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Tue Apr 29 00:13:33 CEST 2008
    Subject: [cvs-checkins] MODIFIED: t48 ...
    Top
    Date: 00/08/04 29:00:13

    Modified: t48/bench/vhdl tb_t8039.vhd
    Log:
    decouple bidir port T0 from P1

    fixes testcase black_box/tx/t0






    Revision Changes Path
    1.5 t48/bench/vhdl/tb_t8039.vhd

    http://www.opencores.org/cvsweb.shtml/t48/bench/vhdl/tb_t8039.vhd.diff?r1=1.4&r2=1.5

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: tb_t8039.vhd
    ===================================================================
    RCS file: /cvsroot/arniml/t48/bench/vhdl/tb_t8039.vhd,v
    retrieving revision 1.4
    retrieving revision 1.5
    diff -u -b -r1.4 -r1.5
    --- tb_t8039.vhd 22 Jun 2006 00:21:58 -0000 1.4
    +++ tb_t8039.vhd 28 Apr 2008 22:13:33 -0000 1.5
    @@ -2,7 +2,7 @@
    --
    -- The testbench for t8039.
    --
    --- $Id: tb_t8039.vhd,v 1.4 2006/06/22 00:21:58 arniml Exp $
    +-- $Id: tb_t8039.vhd,v 1.5 2008/04/28 22:13:33 arniml Exp $
    --
    -- Copyright (c) 2004, Arnim Laeuger (arniml@o...)
    --
    @@ -87,6 +87,8 @@
    signal psen_n_s : std_logic;
    signal prog_n_s : std_logic;

    + signal t0_b : std_logic;
    +
    signal p1_b : std_logic_vector( 7 downto 0);
    signal p2_b : std_logic_vector( 7 downto 0);

    @@ -150,7 +152,7 @@
    port map (
    xtal_i => xtal_s,
    reset_n_i => res_n_s,
    - t0_b => p1_b(0),
    + t0_b => t0_b,
    int_n_i => int_n_s,
    ea_i => one_s,
    rd_n_o => rd_n_s,
    @@ -207,6 +209,8 @@
    --
    -----------------------------------------------------------------------------

    + t0_b <= p1_b(0);
    +
    -----------------------------------------------------------------------------
    -- The clock generator
    --
    @@ -294,6 +298,10 @@
    -- File History:
    --
    -- $Log: tb_t8039.vhd,v $
    +-- Revision 1.5 2008/04/28 22:13:33 arniml
    +-- decouple bidir port T0 from P1
    +-- fixes testcase black_box/tx/t0
    +--
    -- Revision 1.4 2006/06/22 00:21:58 arniml
    -- cleanup & enhance external access
    --



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.