Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: cvs at opencores.org<cvs@o...>
Date: Tue Apr 29 00:09:03 CEST 2008
Subject: [cvs-checkins] MODIFIED: t48 ...
Date: 00/08/04 29:00:09

Modified: t48 README
Log:
clarify testcase compilation




Revision Changes Path
1.8 t48/README

http://www.opencores.org/cvsweb.shtml/t48/README.diff?r1=1.7&r2=1.8

(In the diff below, changes in quantity of whitespace are not shown.)

Index: README
===================================================================
RCS file: /cvsroot/arniml/t48/README,v
retrieving revision 1.7
retrieving revision 1.8
diff -u -b -r1.7 -r1.8
--- README 27 Apr 2008 22:30:48 -0000 1.7
+++ README 28 Apr 2008 22:09:02 -0000 1.8
@@ -1,7 +1,7 @@

README for the T48 uController project
======================================
-Version: $Date: 2008/04/27 22:30:48 $
+Version: $Date: 2008/04/28 22:09:02 $
$Name: $


@@ -232,7 +232,9 @@
copies these files automatically to the simulation directory. So most likely,
for running a test case or any other software, you will want to issue:

-$ make -f VERIF_DIR/include/Makefile.cell simu clean
+$ make -f VERIF_DIR/include/Makefile.cell all clean
+
+The 'all' target generates hex files for all supported testbenches.

The only supported assembler is Alfred Arnold's macroassembler AS. See