LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Fri Mar 28 21:37:59 CET 2008
    Subject: [cvs-checkins] NEW: -m
    Top
    Date: 00/08/03 28:21:37

    Log:
    Xilinx tools 10.1 adn above can infer SRL's better than before, can now infer cascaded srl's.



    Status:



    Vendor Tag: avendor

    Release Tags: arelease



    U srl_fifo/rtl/srl_fifo_32.vhd

    U srl_fifo/rtl/tb_srl_fifo_16.vhd

    U srl_fifo/rtl/tb_srl_fifo_32.vhd

    N srl_fifo/rtl/srl_fifo_64.vhd

    U srl_fifo/rtl/srl_fifo_16.vhd

    N srl_fifo/rtl/tb_srl_fifo_64.vhd

    U srl_fifo/doc/srl_fifo_core.pdf

    U srl_fifo/doc/src/srl_fifo_core.odt

    U srl_fifo/doc/src/diagrams.odg



    No conflicts created by this import



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.