Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: cvs at opencores.org<cvs@o...>
Date: Sat Dec 22 23:16:17 CET 2007
Subject: [cvs-checkins] MODIFIED: jop ...
Date: 00/07/12 22:23:16

Modified: jop/vhdl/core extension.vhd
Log:
correction of read MUX setting after an array read access


Revision Changes Path
1.12 jop/vhdl/core/extension.vhd

http://www.opencores.org/cvsweb.shtml/jop/vhdl/core/extension.vhd.diff?r1=1.11&r2=1.12

(In the diff below, changes in quantity of whitespace are not shown.)

Index: extension.vhd
===================================================================
RCS file: /cvsroot/martin/jop/vhdl/core/extension.vhd,v
retrieving revision 1.11
retrieving revision 1.12
diff -u -b -r1.11 -r1.12
--- extension.vhd 14 Apr 2007 18:38:09 -0000 1.11
+++ extension.vhd 22 Dec 2007 22:16:17 -0000 1.12
@@ -22,6 +22,7 @@
-- All IO devices are now memory mapped
-- 2007-04-13 Changed memory connection to records
-- New array instructions
+-- 2007-12-22 Correction of data MUX bug for array read access
--


@@ -207,7 +208,7 @@
mem_scio_wr <= '1'; -- start memory or io write
elsif ext_addr=STALD then
mem_in.iaload <= '1'; -- start an array load
- was_a_iaload <= '0';
+ was_a_iaload <= '1';
elsif ext_addr=STAST then
mem_in.iastore <= '1'; -- start an array store
elsif ext_addr=STMUL then