Message

Reply | Reply all

Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

From: cvs at opencores.org<cvs@o...>
Date: Fri Dec 21 23:28:56 CET 2007
Subject: [cvs-checkins] MODIFIED: aemb ...
Date: 00/07/12 21:23:28

Modified: aemb/rtl/verilog aeMB2_sysc.v
Log:
Minor enable fix




Revision Changes Path
1.5 aemb/rtl/verilog/aeMB2_sysc.v

http://www.opencores.org/cvsweb.shtml/aemb/rtl/verilog/aeMB2_sysc.v.diff?r1=1.4&r2=1.5

(In the diff below, changes in quantity of whitespace are not shown.)

Index: aeMB2_sysc.v
===================================================================
RCS file: /cvsroot/sybreon/aemb/rtl/verilog/aeMB2_sysc.v,v
retrieving revision 1.4
retrieving revision 1.5
diff -u -b -r1.4 -r1.5
--- aeMB2_sysc.v 16 Dec 2007 03:25:02 -0000 1.4
+++ aeMB2_sysc.v 21 Dec 2007 22:28:56 -0000 1.5
@@ -1,4 +1,4 @@
-/* $Id: aeMB2_sysc.v,v 1.4 2007/12/16 03:25:02 sybreon Exp $
+/* $Id: aeMB2_sysc.v,v 1.5 2007/12/21 22:28:56 sybreon Exp $
**
** AEMB2 SYSTEM CONTROL
**
@@ -181,7 +181,7 @@
dwb_wre_o <= 1'h0;
iwb_stb_o <= 1'h0;
// End of automatics
- end else begin
+ end else if (ena_o) begin
iwb_stb_o <= #1 (TXE | pha_o);

dwb_cyc_o <= #1 fLOD | fSTR | rMSR_BE;
@@ -197,6 +197,9 @@
endmodule // aeMB2_sysc

/* $Log: aeMB2_sysc.v,v $
+/* Revision 1.5 2007/12/21 22:28:56 sybreon
+/* Minor enable fix
+/*
/* Revision 1.4 2007/12/16 03:25:02 sybreon
/* Added interrupt support.
/*