LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Fri Oct 26 23:52:49 CEST 2007
    Subject: [cvs-checkins] MODIFIED: s1_core ...
    Top
    Date: 00/07/10 26:23:52

    Modified: s1_core/tools/src synopsys_dc.setup
    Log:
    Now contains also the other file




    Revision Changes Path
    1.3 s1_core/tools/src/synopsys_dc.setup

    http://www.opencores.org/cvsweb.shtml/s1_core/tools/src/synopsys_dc.setup.diff?r1=1.2&r2=1.3

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: synopsys_dc.setup
    ===================================================================
    RCS file: /cvsroot/fafa1971/s1_core/tools/src/synopsys_dc.setup,v
    retrieving revision 1.2
    retrieving revision 1.3
    diff -u -b -r1.2 -r1.3
    --- synopsys_dc.setup 24 Oct 2007 21:45:15 -0000 1.2
    +++ synopsys_dc.setup 26 Oct 2007 21:52:49 -0000 1.3
    @@ -1,10 +1,10 @@
    -/* setup the Setup...Defaults menu */
    +/* Defaults setup menu */
    designer = "NISung"
    company = "TSMC"
    -search_path = { /usr/design/techlibs/tsmc/digital/Front_End/timing_power/tcbn90lphpcg_150a }
    +search_path = { ~ }
    hdlin_translate_off_skip_text = TRUE
    link_library= { }
    -target_library= { tcbn90lphpcgtc.db }
    +target_library= { your_library.db }
    symbol_library= { }
    default_schematic_options = "-size infinite"

    @@ -51,4 +51,75 @@
    write_name_nets_same_as_ports = "true"
    compile_fix_multiple_port_nets = "true"
    verilogout_no_tri = "true"
    -include TSMC_naming_rule.script
    +
    +define_name_rules asic_top_rules \
    +-allowed "a-zA-Z0-9_()[]" \
    +-max_length 16 \
    +-reserved_words {"always", "and", "assign", "begin", "buf", "bufif0", \
    + "bufif1", "case", "casex", "casez", "cmos", "deassign", "default", \
    + "defparam", "disable", "edge", "else", "end", "endcase", "endfunction", \
    + "endmodule", "endprimitive", "endspecify", "endtable", "endtask", \
    + "event", "for", "force", "forever", "fork", "function", "highz0", \
    + "highz1", "if", "initial", "inout", "input", "integer", "join", "large", \
    + "macromodule", "medium", "module", "nand", "negedge", "nmos", "nor", \
    + "not", "notif0", "notif1", "or", "output", "pmos", "posedge", "primitive", \
    + "pull0", "pull1", "pulldown", "pullup", "rcmos", "reg", "release", "repeat", \
    + "rnmos", "rpmos", "rtran", "rtranif0", "rtranif1", "scalered", "small", \
    + "specify", "specparam", "strong0", "strong1", "supply0", "supply1", \
    + "table", "task", "time", "tran", "tranif0", "tranif1", "tri", "tri0", \
    + "tri1", "triand", "trior", "vectored", "wait", "wand", "weak0", "weak1", \
    + "while", "wire", "wor", "xnor", "xor", \
    + "abs", "access", "after", "alias", "all", "and", "architecture", "array", \
    + "assert", "attribute", "begin", "block", "body", "buffer", "bus", "case", \
    + "component", "configuration", "constant", "disconnect", "downto", "else", \
    + "elsif", "end", "entity", "exit", "file", "for", "function", "generate", \
    + "generic", "guarded", "if", "in", "inout", "is", "label", "library", \
    + "linkage", "loop", "map", "mod", "nand", "new", "next", "nor", "not", \
    + "null", "of", "on", "open", "or", "others", "out", "package", "port", \
    + "procedure", "process", "range", "record", "register", "rem", "report", \
    + "return", "select", "severity", "signal", "subtype", "then", "to", \
    + "transport", "type", "units", "until", "use", "variable", "wait", "when", \
    + "while", "with", "xor"} \
    + -case_insensitive \
    + -first_restricted "_" \
    + -last_restricted "_" \
    + -map {{"\*cell\*","U"},{"*-return","RET"}};
    +
    +define_name_rules asic_core_rules \
    +-allowed "a-zA-Z0-9_()[]" \
    +-max_length 255 \
    +-reserved_words {"always", "and", "assign", "begin", "buf", "bufif0", \
    + "bufif1", "case", "casex", "casez", "cmos", "deassign", "default", \
    + "defparam", "disable", "edge", "else", "end", "endcase", "endfunction", \
    + "endmodule", "endprimitive", "endspecify", "endtable", "endtask", \
    + "event", "for", "force", "forever", "fork", "function", "highz0", \
    + "highz1", "if", "initial", "inout", "input", "integer", "join", "large", \
    + "macromodule", "medium", "module", "nand", "negedge", "nmos", "nor", \
    + "not", "notif0", "notif1", "or", "output", "pmos", "posedge", "primitive", \
    + "pull0", "pull1", "pulldown", "pullup", "rcmos", "reg", "release", "repeat", \
    + "rnmos", "rpmos", "rtran", "rtranif0", "rtranif1", "scalered", "small", \
    + "specify", "specparam", "strong0", "strong1", "supply0", "supply1", \
    + "table", "task", "time", "tran", "tranif0", "tranif1", "tri", "tri0", \
    + "tri1", "triand", "trior", "vectored", "wait", "wand", "weak0", "weak1", \
    + "while", "wire", "wor", "xnor", "xor", \
    + \
    + "abs", "access", "after", "alias", "all", "and", "architecture", "array", \
    + "assert", "attribute", "begin", "block", "body", "buffer", "bus", "case", \
    + "component", "configuration", "constant", "disconnect", "downto", "else", \
    + "elsif", "end", "entity", "exit", "file", "for", "function", "generate", \
    + "generic", "guarded", "if", "in", "inout", "is", "label", "library", \
    + "linkage", "loop", "map", "mod", "nand", "new", "next", "nor", "not", \
    + "null", "of", "on", "open", "or", "others", "out", "package", "port", \
    + "procedure", "process", "range", "record", "register", "rem", "report", \ + "return", "select", "severity", "signal", "subtype", "then", "to", \ + "transport", "type", "units", "until", "use", "variable", "wait", "when", \ + "while", "with", "xor"} \ + -case_insensitive \ + -last_restricted "_" \ + -first_restricted "_" \ + -map {{"\*cell\*","U"},{"*-return","RET"}}; + +view_script_submenu_items = view_script_submenu_items + \ +{"Apply Name Rules", "change_names -rules asic_core_rules -verbose \ +-hierarchy; change_names -rules asic_top_rules -verbose" } +

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.