LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Tue Aug 21 04:51:16 CEST 2007
    Subject: [cvs-checkins] MODIFIED: vhld_tb ...
    Top
    Date: 00/07/08 21:04:51

    Added: vhld_tb/examples/example1/stm stimulus_file.stm
    Log:
    Initial checkin


    Revision Changes Path
    1.1 vhld_tb/examples/example1/stm/stimulus_file.stm

    http://www.opencores.org/cvsweb.shtml/vhld_tb/examples/example1/stm/stimulus_file.stm?rev=1.1&content-type=text/x-cvsweb-markup

    Index: stimulus_file.stm
    ===================================================================
    -- example stimulus file


    DEFINE_VAR DATA 0
    DEFINE_VAR ADDR1 4
    DEFINE_VAR ADDR2 5


    RESET_SYS

    LOOP 10
    WRITE_DUT $ADDR1 $DATA
    READ_PINS 0
    VERIFY $DATA
    ADD_VAR DATA 1

    WRITE_DUT $ADDR2 $DATA
    READ_PINS 1
    VERIFY $DATA
    ADD_VAR DATA 1

    END_LOOP



    FINISH


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.