LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Thu Jan 25 21:32:15 CET 2007
    Subject: [cvs-checkins] MODIFIED: rise ...
    Top
    Date: 00/07/01 25:21:32

    Added: rise/examples Makefile subroutine.s
    Log:
    - Added makefile example to improve design flow.

    - Added subroutine example.


    Revision Changes Path
    1.1 rise/examples/Makefile

    http://www.opencores.org/cvsweb.shtml/rise/examples/Makefile?rev=1.1&content-type=text/x-cvsweb-markup

    Index: Makefile
    ===================================================================
    #
    # RISE- Makefile
    #
    # Copyright (c) 2006 Christian Walter, Vienna 2006.
    #
    # $Id: Makefile,v 1.1 2007/01/25 20:32:15 cwalter Exp $
    #
    # ---------------------------------------------------------------------------

    BASE = /opt/gcc-rise/bin
    AS = $(BASE)/rise-as
    OBJCOPY = $(BASE)/rise-objcopy
    LD = $(BASE)/rise-ld
    BIN2VHD = bin2vhd

    ASFLAGS =
    LDSCRIPT = m5235-ram.ld
    LDFLAGS =

    TGT = demo
    ASRC = subroutine.s
    OBJS = $(ASRC:.s=.o)
    BIN = $(TGT).elf $(TGT).bin $(TGT).vhd

    .PHONY: clean all

    all: $(BIN)

    $(TGT).elf: $(OBJS)
    $(LD) -o $(TGT).elf $(OBJS)

    clean:
    rm -f $(OBJS)
    rm -f $(BIN)

    # ---------------------------------------------------------------------------
    # rules for code generation
    # ---------------------------------------------------------------------------

    %.o: %.s
    $(AS) $(ASFLAGS) -o $@ $<

    %.bin: %.elf
    $(OBJCOPY) -O binary $< $@

    %.vhd: %.bin
    $(BIN2VHD) $< $@



    1.1 rise/examples/subroutine.s

    http://www.opencores.org/cvsweb.shtml/rise/examples/subroutine.s?rev=1.1&content-type=text/x-cvsweb-markup

    Index: subroutine.s
    ===================================================================
    /*
    * RISE microprocessor - Test program for subroutines
    *
    * Copyright (c) 2006 Christian Walter <wolti@s...>
    * All rights reserved.
    *
    * Redistribution and use in source and binary forms, with or without
    * modification, are permitted provided that the following conditions
    * are met:
    * 1. Redistributions of source code must retain the above copyright
    * notice, this list of conditions and the following disclaimer.
    * 2. Redistributions in binary form must reproduce the above copyright
    * notice, this list of conditions and the following disclaimer in the
    * documentation and/or other materials provided with the distribution.
    * 3. The name of the author may not be used to endorse or promote products
    * derived from this software without specific prior written permission.
    *
    * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
    * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
    * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
    * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
    * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
    * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
    * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
    * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
    * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
    * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    *
    * File: $Id: subroutine.s,v 1.1 2007/01/25 20:32:15 cwalter Exp $
    */
    .text .org 0x0000 reset: ld r12, addrlo(stack) ldhb r12, addrhi(stack) func1: ld pc, lr .data .org 0x0200 stack: .space 0x0100

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.