LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Find Resources
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Fri Dec 29 09:17:17 CET 2006
    Subject: [cvs-checkins] MODIFIED: ae18 ...
    Top
    Date: 00/06/12 29:09:17

    Modified: ae18/sim ae18_core.rom cversim iversim
    Log:
    Minor bug fix.




    Revision Changes Path
    1.2 ae18/sim/ae18_core.rom

    http://www.opencores.org/cvsweb.shtml/ae18/sim/ae18_core.rom.diff?r1=1.1&r2=1.2

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: ae18_core.rom
    ===================================================================
    RCS file: /cvsroot/sybreon/ae18/sim/ae18_core.rom,v
    retrieving revision 1.1
    retrieving revision 1.2
    diff -u -b -r1.1 -r1.2
    --- ae18_core.rom 28 Dec 2006 15:30:30 -0000 1.1
    +++ ae18_core.rom 29 Dec 2006 08:17:16 -0000 1.2
    @@ -2,7 +2,7 @@
    F000
    EF02
    F000
    -EF0C
    +EF13
    F001
    0000
    0000
    @@ -10,38 +10,44 @@
    0000
    0000
    0000
    -EF0C
    +EF13
    F001
    0000
    0000
    0004
    -D8DE
    -D8D4
    -D86A
    -D8BD
    -D8AC
    -D89A
    -D87E
    -D841
    -D86D
    -D8DF
    -D8C0
    -D830
    -D816
    -D80B
    +D8E5
    +D8DB
    +D870
    +D8C4
    +D8B3
    +D8A0
    +D884
    +D847
    +D873
    +D8E6
    +D8C7
    +D836
    +D81C
    +D811
    D805
    0003
    0000
    0000
    00FF
    D7FF
    +6AF7
    +6AF6
    0009
    +50F5
    +0A10
    +E1FF
    0009
    -0009
    -0009
    +50F5
    +0AEF
    +E1FF
    0C00
    0EA5
    -ED30
    +ED36
    F000
    0AA5
    E1FF
    @@ -190,6 +196,7 @@
    2A22
    0622
    1822
    +0AFF
    E1FF
    0C00 0EA5 @@ -239,15 +246,15 @@ E1FF 0C00 D002 -EFF1 +EFF8 F000 D003 0012 -EFF5 +EFFC F000 D7FC -EFF8 -F000 +EFFF +F001 0E0A 6E20 0DA0 1.2 ae18/sim/cversim http://www.opencores.org/cvsweb.shtml/ae18/sim/cversim.diff?r1=1.1&r2=1.2 (In the diff below, changes in quantity of whitespace are not shown.) Index: cversim =================================================================== RCS file: /cvsroot/sybreon/ae18/sim/cversim,v retrieving revision 1.1 retrieving revision 1.2 diff -u -b -r1.1 -r1.2 --- cversim 28 Dec 2006 15:30:30 -0000 1.1 +++ cversim 29 Dec 2006 08:17:16 -0000 1.2 @@ -1,2 +1,4 @@ #!/bin/sh -cver ../rtl/verilog/ae18_core.v +# $Id: cversim,v 1.2 2006/12/29 08:17:16 sybreon Exp $ +# +cver ../rtl/verilog/*.v $@ 1.2 ae18/sim/iversim http://www.opencores.org/cvsweb.shtml/ae18/sim/iversim.diff?r1=1.1&r2=1.2 (In the diff below, changes in quantity of whitespace are not shown.) Index: iversim =================================================================== RCS file: /cvsroot/sybreon/ae18/sim/iversim,v retrieving revision 1.1 retrieving revision 1.2 diff -u -b -r1.1 -r1.2 --- iversim 28 Dec 2006 15:30:30 -0000 1.1 +++ iversim 29 Dec 2006 08:17:16 -0000 1.2 @@ -1,2 +1,4 @@ #!/bin/sh -iverilog -I ../rtl/verilog ../rtl/verilog/ae18_core.v && vvp a.out && rm a.out +# $Id: iversim,v 1.2 2006/12/29 08:17:16 sybreon Exp $ +# +iverilog ../rtl/verilog/*.v $@ && vvp a.out && rm a.out

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.