LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: cvs at opencores.org<cvs@o...>
    Date: Sat Jul 22 01:29:13 CEST 2006
    Subject: [cvs-checkins] MODIFIED: t48 ...
    Top
    Date: 00/06/07 22:01:29

    Modified: t48 COMPILE_LIST
    Log:
    update list for inclusion of t8243 testbenches




    Revision Changes Path
    1.4 t48/COMPILE_LIST

    http://www.opencores.org/cvsweb.shtml/t48/COMPILE_LIST.diff?r1=1.3&r2=1.4

    (In the diff below, changes in quantity of whitespace are not shown.)

    Index: COMPILE_LIST
    ===================================================================
    RCS file: /cvsroot/arniml/t48/COMPILE_LIST,v
    retrieving revision 1.3
    retrieving revision 1.4
    diff -u -b -r1.3 -r1.4
    --- COMPILE_LIST 15 Oct 2005 21:10:55 -0000 1.3
    +++ COMPILE_LIST 21 Jul 2006 23:29:13 -0000 1.4
    @@ -1,7 +1,8 @@

    Compile list for the T48 uController project
    ============================================
    -Version: $Date: 2005/10/15 21:10:55 $
    +Version: $Date: 2006/07/21 23:29:13 $
    +$Name: $

    bench/vhdl/if_timing.vhd
    bench/vhdl/if_timing-c.vhd
    @@ -45,17 +46,17 @@
    rtl/vhdl/alu-c.vhd
    rtl/vhdl/t48_core.vhd
    rtl/vhdl/t48_core-c.vhd
    -rtl/vhdl/system/lpm_ram_dq.vhd
    -rtl/vhdl/system/syn_ram-e.vhd
    -rtl/vhdl/system/syn_ram-lpm-a.vhd
    -rtl/vhdl/system/syn_ram-lpm-c.vhd
    +rtl/vhdl/system/generic_ram_ena.vhd
    +rtl/vhdl/system/generic_ram_ena-c.vhd
    rtl/vhdl/system/lpm_rom.vhd
    rtl/vhdl/t48_core_comp_pack-p.vhd
    bench/vhdl/tb.vhd
    bench/vhdl/tb-c.vhd
    -rtl/vhdl/system/syn_rom-e.vhd
    -rtl/vhdl/system/syn_rom-lpm-a.vhd
    -rtl/vhdl/system/syn_rom-lpm-c.vhd
    +Elaborate tb_behav_c0
    +
    +rtl/vhdl/system/t48_rom-e.vhd
    +bench/vhdl/t48_rom-lpm-a.vhd
    +bench/vhdl/t48_rom-lpm-c.vhd
    rtl/vhdl/system/t8048_notri.vhd
    rtl/vhdl/system/t8048_notri-c.vhd
    rtl/vhdl/system/t48_system_comp_pack-p.vhd
    @@ -63,13 +64,29 @@
    rtl/vhdl/system/t8048-c.vhd
    bench/vhdl/tb_t8048.vhd
    bench/vhdl/tb_t8048-c.vhd
    +Elaborate tb_t8048_behav_c0
    +
    rtl/vhdl/system/t8039_notri.vhd
    rtl/vhdl/system/t8039_notri-c.vhd
    rtl/vhdl/system/t8039.vhd
    rtl/vhdl/system/t8039-c.vhd
    bench/vhdl/tb_t8039.vhd
    bench/vhdl/tb_t8039-c.vhd
    -rtl/vhdl/system/wb_master.vhd
    -rtl/vhdl/system/wb_master-c.vhd
    -rtl/vhdl/system/t8050_wb.vhd
    -rtl/vhdl/system/t8050_wb-c.vhd
    +Elaborate tb_t8039_behav_c0
    +
    +rtl/vhdl/t8243/t8243_core.vhd
    +rtl/vhdl/t8243/t8243_core-c.vhd
    +rtl/vhdl/t8243/t8243_comp_pack-p.vhd
    +rtl/vhdl/t8243/t8243_async_notri.vhd
    +rtl/vhdl/t8243/t8243_async_notri-c.vhd
    +rtl/vhdl/t8243/t8243.vhd
    +rtl/vhdl/t8243/t8243-c.vhd
    +bench/vhdl/tb_t8048_t8243.vhd
    +bench/vhdl/tb_t8048_t8243-c.vhd
    +Elaborate tb_t8048_t8243_behav_c0
    +
    +rtl/vhdl/t8243/t8243_sync_notri.vhd
    +rtl/vhdl/t8243/t8243_sync_notri-c.vhd
    +bench/vhdl/tb_t8243.vhd
    +bench/vhdl/tb_t8243-c.vhd
    +Elaborate tb_t8243_behav_c0



     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.