|
Message
From: OpenCores CVS Agent<cvs@w...>
Date: Fri May 21 13:43:38 CEST 2004
Subject: [cvs-checkins] uart16550/rtl/verilog uart_sync_flops.v
CVSROOT: /home/oc/cvs
Module name: uart16550
Changes by: tadejm 04/05/21 13:43:37
Added files:
rtl/verilog : uart_sync_flops.v
Log message:
Added to synchronize RX input to Wishbone clock.
|
 |
Browse
