LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
    •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us

    •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
    •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
    •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent<cvs@w...>
    Date: Sun Apr 18 21:03:27 CEST 2004
    Subject: [cvs-checkins] t48/sim/rtl_sim Makefile.ghdl Makefile.hier
    Top
    CVSROOT: /cvsroot/arniml
    Module name: t48
    Changes by: arniml 04/04/18 21:03:27

    Modified files:
    sim/rtl_sim : Makefile.ghdl Makefile.hier

    Log message:
    add T8039 and its testbench

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.