|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Fri, 17 Oct 2003 11:11:54 +0200
Subject: [cvs-checkins] pci/ pps/test/rtl/verilog/pci_bridge32.v ench/ ...
CVSROOT: /home/oc/cvs
Module name: pci
Changes by: markom 03/10/17 11:11:53
Modified files:
apps/test/rtl/verilog: pci_bridge32.v
bench/verilog : system.v
rtl/verilog : pci_bridge32.v pci_pci_tpram.v
pci_pciw_pcir_fifos.v pci_target_unit.v
pci_wb_slave_unit.v pci_wb_tpram.v
pci_wbw_wbr_fifos.v top.v
Log message:
mbist signals updated according to newest convention
|
Browse
