LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs@w...>
    Date: Fri, 17 Oct 2003 04:37:00 +0200
    Subject: [cvs-checkins] usb_funct/rtl/verilog usbf_crc16.v usbf_crc5.v ...
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	usb_funct
    Changes by:	rudi	03/10/17 04:37:00
    
    Modified files:
    	rtl/verilog    : usbf_crc16.v usbf_crc5.v usbf_defines.v 
    	                 usbf_ep_rf.v usbf_ep_rf_dummy.v usbf_idma.v 
    	                 usbf_mem_arb.v usbf_pa.v usbf_pd.v usbf_pe.v 
    	                 usbf_pl.v usbf_rf.v usbf_top.v usbf_utmi_if.v 
    	                 usbf_utmi_ls.v usbf_wb.v 
    
    Log message:
    	- Disabling bit stuffing and NRZI encoding during speed negotiation
    	- Now the core can send zero size packets
    	- Fixed register addresses for some of the higher endpoints
    	(conversion between decimal/hex was wrong)
    	- The core now does properly evaluate the function address to
    	determine if the packet was intended for it.
    	- Various other minor bugs and typos
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.