|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Thu, 2 Oct 2003 19:08:50 +0200
Subject: [cvs-checkins] camera/ ench/verilog/camera_bench_top.v tl/ver ...
CVSROOT: /home/oc/cvs
Module name: camera
Changes by: tadejm 03/10/02 19:08:50
Modified files:
bench/verilog : camera_bench_top.v
rtl/verilog : camera_io_calc.v camera_wb_if.v
sim/rtl_sim/log: ncelab_xilinx.log ncsim.log ncvlog.log
sim/rtl_sim/run: ncsim.key
Log message:
Few modifications regarding interrupt signaling and loading counter with destination address value.
|
Browse
