|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Fri, 12 Sep 2003 09:49:24 +0200
Subject: [cvs-checkins] or1k/xess/xsv_fpga/orp_soc/rtl/verilog xsv_fpg ...
CVSROOT: /home/oc/cvs
Module name: or1k
Changes by: dries 03/09/12 09:49:23
Modified files:
xess/xsv_fpga/orp_soc/rtl/verilog: xsv_fpga_top.v
xsv_fpga_defines.v
Log message:
disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address
|
Browse
