|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Thu, 11 Sep 2003 10:26:05 +0200
Subject: [cvs-checkins] i2c/bench/verilog i2c_slave_model.v
CVSROOT: /home/oc/cvs
Module name: i2c
Changes by: rherveille 03/09/11 10:26:05
Modified files:
bench/verilog : i2c_slave_model.v
Log message:
Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'.
|