|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Thu, 21 Aug 2003 22:55:32 +0200
Subject: [cvs-checkins] pci/rtl/verilog pci_target32_interface.v pci_t ...
CVSROOT: /home/oc/cvs
Module name: pci
Changes by: tadejm 03/08/21 22:55:32
Modified files:
rtl/verilog : pci_target32_interface.v pci_target_unit.v
Log message:
Corrected bug when writing to FIFO (now it is registered).
|
Browse
