LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Sponsors
  • Mirrors
  • Logos
  • Contact us
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cvs-checkins > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: OpenCores CVS Agent <cvs@w...>
    Date: Thu, 14 Aug 2003 17:22:04 +0200
    Subject: [cvs-checkins] camera/rtl/verilog camera_defines.v camera_syn ...
    Top

    CVSROOT:	/home/oc/cvs
    Module name:	camera
    Changes by:	simons	03/08/14 17:22:02
    
    Modified files:
    	rtl/verilog    : camera_defines.v camera_sync_ctrl.v 
    	                 camera_tpram.v 
    Added files:
    	rtl/verilog    : camera_async_reset_flop.v 
    	                 camera_synchronizer_flop.v 
    Removed files:
    	rtl/verilog    : async_reset_flop.v synchronizer_flop.v 
    
    Log message:
    	async_reset_flop replaced by camera_async_reset_flop, synchronizer_flop replaced by camera_synchronizer_flop, artisan ram instance added.
    
    
    
    
     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.