|
Message
From: OpenCores CVS Agent <cvs@w...>
Date: Wed, 5 Mar 2003 14:03:28 -0100
Subject: [cvs-checkins] can/rtl/verilog can_defines.v
CVSROOT: /home/oc/cvs
Module name: can
Changes by: mohor 03/03/05 14:03:28
Modified files:
rtl/verilog : can_defines.v
Log message:
Xilinx RAM added.
|
Browse
