LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: John Day<johnday@w...>
    Date: Sat Feb 23 15:59:38 CET 2008
    Subject: [oc] avr_risc core
    Top
    Well, I for one would be most interested!

    What FPGA have you tried it in?

    John


    At 04:26 AM 2/22/2008, you wrote:
    >I took work Yap Zi He "Building a RISC microcontroller in an FPGA" and
    >have improved it to level Atmega8535(about 130 instruction set, fpga,
    >fully synthesizable). If someone need me project, i can lay out it on
    >a resource.
    >_______________________________________________
    >http://www.opencores.org/mailman/listinfo/cores
    >
    >
    >--
    >No virus found in this incoming message.
    >Checked by AVG Free Edition.
    >Version: 7.5.516 / Virus Database: 269.20.9/1291 - Release Date:
    >2/21/2008 11:05 AM

    ReferenceAuthor
    [oc] avr_risc coreYura_shkondin

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.