LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: wasay.rizwan at gmail.com<wasay.rizwan@g...>
    Date: Sat Jan 5 01:15:18 CET 2008
    Subject: [oc] VHCG (Viterbi HDL Generator)
    Top
    Hi,

    I am looking at Viterbi hdl generator located here:
    http://www.opencores.org/projects.cgi/web/vhcg/overview

    The author has a brief help page here:
    http://viterbi-gen.sourceforge.net/

    How can you generate code rate: 1/2 k=7 hard decision decoder? There
    are no inputs for code rate or constraint length?

    Thanks,
    Wasay

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.