LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: imsusky at gmail.com<imsusky@g...>
    Date: Thu Oct 18 06:40:17 CEST 2007
    Subject: [oc] About the DMA core's connection
    Top
    Because the DMA core has two master and slave capable WISHBONE
    interface,I wonder whether the two masters and two slaves all connect
    to the wishbone bus.If not,how about the connection? Who can tell me
    and give me the connection figure? Thanks!!

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.