LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Daniel Leu<daniel.leu@g...>
    Date: Thu Aug 2 21:16:54 CEST 2007
    Subject: [oc] future of open source fpga design tools
    Top
    > > You can also take a look at the OADB. If I am not mistaken it has an EDIF
    > > reader, plus verilog, vhdl, and DEF readers.
    > > That would be a good starting point for an open source tool.
    >
    > Yes, i had a look at it, but i don't like to look at an implementation
    > to understand how a standard works. So, for the beginning i'd rather
    > like to have a look at the standard itself before diving further
    > in to the available EDIF code base.
    >

    There is some information on edif.org accessible via the
    waybackmachine http://web.archive.org/web/20051218223743/www.edif.org/documentation/index.html
    Wikipedia has a short summary with some references as well:
    http://en.wikipedia.org/wiki/EDIF

    You can buy the standard from global.ihs.com. Search for 'edif'. You
    need to pay attention to the version you are looking for!

    'Hope the helps.

    Regards
    Daniel

    ReferenceAuthor
    [oc] future of open source fpga design toolsAttila Kinali

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.