LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: motilito at gmail.com<motilito@g...>
    Date: Tue Jul 31 14:16:17 CEST 2007
    Subject: [oc] Should I post a Viterbi decoder?
    Top
    Hi Cores,
    I've been using Opencores.org for a long time now but most of the time
    had to change the cores to fit my requirements so I did not have a
    chance of giving something back.
    In my recent project I needed a standard viterbi decoder like the one
    used by the IEEE802. I found the VHCG project also published here and
    generated the IP. After fixing some bugs and adding a feature to
    support packet transmissions the core is now working in simulation and
    was synthesised successfully for a Xilinx FPGA.
    I will have results of lab tests in about a month.
    My question is, should I post the core as a sperate project under
    Opencores?
    I tried emailing the author of the VHCG project but he did not answer me.
    Please advise.
    Thanks,
    Moti

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.