LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Steven R McQueen<srmcqueen@m...>
    Date: Fri Jul 27 10:46:22 CEST 2007
    Subject: [oc] Help with choosing a FPGA
    Top
    The answer to your first question is that there is no straight answer.
    Programmable logic is inherently slower than purpose-built ASICs, and
    the ability to close logic at a given frequency depends on how much you
    are trying to do and how good you are at optimizing.

    For the second part, I do not know the boards you mentioned, and again,
    it depends on how much you want to do. Cyclone II's should be perfectly
    capable of buffering data and presenting it to the bus architecture of
    your choice. Still, I would probably do at least a preliminary design
    and run it through a simulator to see what devices will hold the design.
    THEN choose a board that will support your logic. It would be a real
    shame to spend hundreds of bux on a board and then find that it is too
    small.

    Regards,
    Steve McQueen
    Mcqueen Technologies, Inc.



    On Fri, 2007-07-27 at 08:04 +0200, a2e@i... wrote:
    > Let me start off by saying that I am sorry if some of my questions
    > seem a bit basic, but my knowledge of FPGAs is limited to a few
    > classes I took back when I was in school.
    >
    > My ultimate goal is to capture data from a CMOS image sensor and store
    > it to a hard drive. The CMOS sensor itself will either be clock out
    > data at a frequency of 48Mhz or 96Mhz. My first question is how can I
    > tell if a particular FPGA is capable of reading in data at these
    > rates? I have looked over various datasheets but I have to admit I
    > have not been able to find a straight answer.
    >
    > The two devboards I am looking at are the Spartan 3E Starter Board
    > from Dililent or the Cyclone II FPGA Starter Development Kit from
    > Altrea. Would either of these boards be capable of doing what I need?
    >
    > As for cores I am thinking that I will need to run the following:
    >
    > OpenRISC 1200
    > General-Purpose I/O (GPIO) Core
    > I2C controller core
    > tri-mode Ethernet MAC
    > VGA/LCD Controller
    > OCIDEC (OpenCores IDE Controller)
    >
    > Does any of this sound reasonable for the boards I mentioned above or
    > do I need to go back to the drawing board?
    > _______________________________________________
    > http://www.opencores.org/mailman/listinfo/cores


     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.