LOGIN   :::   RECOVER PASS   :::   GET ACCOUNT    
Browse
  • Projects
  • Code (CVS)
  • Forums
  • News
  • Articles
  • Polls
  •  
    OpenCores
  • FAQ
  • CVS HowTo
  • Mission
  • Media
  • Tools
  • Advertise
  • Mirrors
  • Logos
  • Contact us
  • Job Opportunity
  •  
    Tools
  • Search
      
  • Download Cores (CVSGet)
  •  
    More
  • Wishbone
  • Perlilog
  • EDA tools
  • OpenTech CD
  •  
    Navigation: All forums > Cores > Message List > Message Post

    Message

    Reply | Reply all
    Date Prev | Date Next | Thread Prev | Thread Next Date Index | Thread Index

    From: Guy Hutchison<ghutchis@g...>
    Date: Mon May 21 23:02:33 CEST 2007
    Subject: [oc] aes192 doesn't work...
    Top
    These look like standard warnings you get from unsized constants. Any
    unsized constant in Verilog is assumed to be 32 bits in size.

    On 5/19/07, attachment.htm

    ReferenceAuthor
    [oc] aes192 doesn't work...Mojdy

     
    Copyright (c) 1999 OPENCORES.ORG. All rights reserved.